#### BEST AVAILABLE COPT

11/06/2006 18:02

14084749082

PHILIPS IP&S-SJC

RECEIVED PAGE 16/31 CENTRAL FAX CENTER

NOV 0 6 2006

<u>PATENT</u>

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

Pierre H. Woorlee

Examiner:

Monica D. Harrison

Gert Hooft

Jisk Holleman

Serial No.:

10/534,385

Group Art Unit:

2813

Filed:

May 6, 20050

Docket No.:

NL02 1147 US

Title:

SILICON LIGHT EMITTING DIODE

#### Declaration Under 37 C.F.R. § 1.131

I, Gert Hooft, hereby present the following declarations.

Before September 19, 2002, while working with others (Pierre Woerlee and I being employed at Koninklijke Philips Electronics N.V. and Jisk Holleman being employed at the University of Twente but working in cooperation with Koninklijke Philips Electronics N.V.):

1. I, along with Picrre Woerlee and Jisk Holleman, invented and designed the structure and method as claimed in the above identified patent application. The invention included a structure and method for creating a radiation-emitting semiconductor device that includes a semiconductor body and a substrate, which silicon-containing semiconductor device has a lateral semiconductor diode which is situated on an insulating layer that separates the diode from the substrate. The lateral semiconductor diode successively comprises a first semiconductor region of a first conductivity type and with a first doping concentration, a second semiconductor region of the first or a second conductivity type opposite to the first conductivity type and with a second doping concentration that is lower than the first doping concentration, and a third semiconductor region of the second conductivity type and with a third doping concentration that is higher than the second doping concentration, the first and the third semiconductor region each being provided with a connection region. During operation, radiation is generated in the second semiconductor region as a result of recombination of charge carriers injected from the first and

the third semiconductor region in the second semiconductor region, wherein the second semiconductor region comprises a central portion that is surrounded by a further portion the bandgap of which is larger than that of the central portion.

- 2. I, along with the other inventors, prepared a six-page invention disclosure statement, a true and accurate copy of which is attached hereto as an Exhibit, with pertinent dates intentionally blocked out (each date preceding September 19, 2002) and certain confidential information blacked out and marked "CONFIDENTIAL." The Embodiment of the Invention section on page 4 and accompanying figures of the Exhibit provide further details as to the extent of our invention. The work described above and shown in the Exhibit was performed in the Netherlands. This invention disclosure statement provides details of the efficient light emitting device (LED) in silicon technology that I assisted in inventing and designing.
- 3. This invention disclosure statement was submitted to the Intellectual Property & Standards Division (formerly known as Corporate Intellectual Property) of Koninklijke Philips Electronics N.V. on February 25, 2002 (before the date of September 19, 2002), and was subsequently used in the preparation of the above-referenced patent application, which was first filed on November 7, 2002 as a European provisional patent application. This patent application entered the United States Patent and Trademark Office as a national stage patent application on May 6, 2005. Diligence was exercised by me, the other inventors, and the Intellectual Property & Standards Division in the searching, drafting, reviewing, and filing of the patent application in the time period between February 25, 2002, and the filing date of November 7, 2002.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Signed this \_ 25 day of October 2006 by:

# PHILIPS IP&S-SHECEIVED **CENTRAL FAX CENTER**

_	Invention Disclosure				EXHIBIT  NOV 0 6 2006  The form British agency containing to Betallier despitable of the invention should be forwarded to the life of an Barceton Tel 31 40 27 4438. Corporate Middle-dual Process, building WAN.  Prof. Holysteen 4, 3858 AA Englishers, The Notherlands. https://doi.org/10.1006/						
	Pate: Búsiness Unit			Defe	To be filled in by Corporate Intellectual Property Defe: 02/25/02 14:07:16 ID-cumber: 509483				Ý		
Ī	Names and first name nyentors	s of the	Sal mul Empl. nt.	AfriNr	PostA	ddrass	Email			Ţeī.	<u></u>
	Woerlee, PH		37861913	865280	WY 32		plene woen	ee@philips.co	om.	43316	
	Hodf, tSW Holleman J.		37751811	865330 University of Twente	PO Box 7500Al Ensche	× 217 ,	gert hoofi@			43730 053-48	
CONT THE TOP IN	itle of the invention illicon tight Emitting Di lummary of the inven- hors is a strong deman fillulancy were reported idvantages of SOI are in drift of the invention of letalled description of olintons in detail; ple	llön: d for en e for bulk s he possibl re lunling c	licon. In this k lity of band-gr if the wavelen rtion on even	rvention a up engineer gin by qua uves ofere	Moon Li ring and I blum size	ED fabric VII dielec Leffects/	ated in Silicor Vic isolation: s possible	On Insulator Thick enables	(SOI) ma election	nettal is pres and hole	ented
S	tage of the Inventor	of the lift	erillon erillon	(260 bade	<u>,2)</u>	CONFI	DENITAL				3
Þ	vised?					CONF	DENTIAL				
	have relevance?		•			GONFIL	ENTIAL				5
**	For which competito relevance 7 Why?				·	CONFI	HENTIAL				
	For which LRTD(s) c	ould the ir	eved dojinsvi	řelevanc <del>ě</del> 7	•	CONFI	DENTIAL				<b>7</b> 3.
火 語の様式ひから	Retibution of Intermation Internation Intermation Intermation Intermation Intermation Internation Inte	ill informe is?Please icts with po this inve Property, ention, Please ention, Ple	tion concerning resident published and content of the content of t	ig the invertications, hi ners or sup sure to Ph s will impa Philles Co	esings. plais, ilips ilir	CONFI	DENTIAL.				
3	upplemental informati is the invention the:r Philips? If so, with whom?	eanl of a c	ioparation wi	iju beusouz		CONFI	DENTIAL				
	is there, or will there If so, please state th	e number.				COMFII	DENTIAL	h	10		
'nĊ	Are there, or will thei		i invention dis	closures re	lating.	CONFIL	DENTIAL		w	****	



A	Fise Who?	CONFIDENTIAL T
٠.	Recommendation inventor as to urgancy, commendation portance, and competitors' activities.	GONFIDENTIAL 2
	:	

Available Attachments (downloadable via web application) silicon\_led.doc

14084749082

Confidential. No elected to of the contents to persons outside Philips is allowed without the written periods line is Residuallike Philips Dictionals N.V. who is the owner of this information, version 1.3.0



PHILIPS IP&S-SJC

### An efficient silicon Light-Emitting Device

P.H. Woerlee, G.W. 't Hooft (Philips Research Labs)

J. Holleman (University of Twente)		
State of the Art	,	
State of the Art		<u> </u>
·		
		'
	·	
All trailing the statements		
Objective/Problems CONFIDENTIAL	,	<u> </u>
		4,
		ļ
	•	·
Protection advisor and the second	- Y	
The measures that are proposed to advantages	zoiae me bronem' sau ms	resuting
adyantages CONFIDENTIAL	· · · · · · · · · · · · · · · · · · ·	
•	•	•
		·
•		

Embodiment of the invention

An overview a lateral stripe diode fabricated on SOI is presented in figure 2. The left contact (on highly n-doped silicon) injects electrons in the neutral region. The right contact is heavily p-doped silicon, from here holes are injected in the neutral region. In the neutral region electrons and holes recombine, and light emission occurs. The efficiency is increased by the e-h continement (see fig. 2.). The material quality of SOI and its interfaces is excellent (there is a large effort to improve SOI quality for microprocessor fabrication). Hence the non-radiative recombination rate should be low.

An embodiment of the invention is described below. Standard thin-film SOI (Smart-Cut or SIMOX) with Si thickness around 150 nm and buried exide thickness around 300 nm is used in the device fabrication (fig 3a). In the first step the device isolation (for example shallow trench isolation (STI)) is performed (fig 3b). This is needed to have full dielectric isolation. Furthermore STI is necessary anyhow when CMOS devices are processed with the Si-LED. Their ultra-thin film SOI (Ta < 10 mm) needs to be fabricated to confine the carriers by bandigap engineering. This can be done either by two anisotropic etching or by two LOGOS like exidation steps (figure 3c; 3d). The latter precedure is preferred because it is a more robust process for forming of ultra-thin SOI (the exidation is almost self limiting). Thereafter the tri-smil p+contact areas (3e) are formed by ion implantation (the source/drain implantations of the CMOS technology could be used). The process ends by a standard metallisation (fig. 1).

The fields of application of the invention,					
CONFIDENTIAL					
	•				

#### transaction

- [1] L. Pavesi et al., Nature 408, pp 440 (2000).
- [2] W.L. Ng et al., Nature 410, 192-194 (2001).
- [3] M.A. Green et al., Nature 412, 805 (2001).




Figure 1: Shematic drawing of band diagram of lateral Si-LED





Figure 2: Schematic drawing of SOI-LED



# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

#### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
$\square$ image cut off at top, bottom or sides
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.